

IN THE U.S. PATENT AND TRADEMARK OFFICE

Applicants: Ha Zoong KIM Conf.: Unassigned
Appl. No.: NEW Group: Unassigned
Filed: November 29, 2001 Examiner: Unassigned
For: DDB TEST PATTERN AND METHOD FOR TESTING TDDB OF
MOS CAPACITOR DIELECTRIC

PRELIMINARY AMENDMENT

Assistant Commissioner for Patents
Washington, D.C. 20231

November 29, 2001

Sir:

Prior to initial examination of this divisional application, please amend the
above-identified application as follows:

IN THE CLAIMS

**Please cancel claims 1-10 without prejudice or disclaimer of the
subject matter contained therein.**

Please add the following additional claims:

--13. (New) A unit test cell of a Time Dependent Dielectric Breakdown
(TDDB) test pattern circuit, comprising:

a MOS capacitor with a first electrode connected to ground;

a MOS transistor with a source electrode connected to the first electrode of

the MOS capacitor and a drain electrode connected to a drain current measuring node (DCMN); and

a fuse with a first end connected to a voltage force node (VFN) and a second end connected to a second electrode of the MOS capacitor and the second end of the fuse also connected to a gate of the MOS transistor.

14. (New) The unit test cell of claim 13, wherein the fuse is a metal line having a smaller width than a wiring line of the unit test cell.

15. (New) The unit test cell of claim 13, wherein a type of the MOS capacitor is the same as a type of the MOS transistor.

16. (New) The unit cell of claim 15, wherein both the type of the MOS capacitor and the type of the MOS transistor is NMOS.

17. (New) The unit test cell of claim 13, wherein a type of the MOS capacitor is different from a type of the MOS transistor.

18. (New) The unit cell of claim 17, wherein the type of the MOS capacitor is NMOS and the type of the MOS transistor is PMOS.

19. (New) The unit cell of claim 13, wherein a gate oxide film of the MOS transistor is thicker than a dielectric of the MOS capacitor.

0465-0879P-106

20. (New) The unit cell of claim 13, wherein the gate electrode of the MOS transistor is lightly doped such that a voltage applied to the gate electrode is less than the VFN voltage.

21. (New) A method to measure Time to break down (Tbd) of a unit test cell of a Time Dependent Dielectric Breakdown (TDDB) test pattern circuit wherein the unit test cell includes a MOS capacitor with a first electrode connected to ground, a MOS transistor with a source electrode connected to the first electrode of the MOS capacitor and a drain electrode connected to a drain current measuring node (DCMN), and a fuse with a first end connected to a voltage force node (VFN) and a second end connected to a second electrode of the MOS capacitor and the second end of the fuse also connected to a gate of the MOS transistor, the method comprising:

- a) applying a stress voltage V_{force} to the VFN;
- b) applying drain voltage to the DCMN; and
- c) measuring current flowing through the DCMN over time.

22. (New) The method of claim 21, further including:

- d) noting a point in time where the current flowing through the DCMN drops suddenly.

23. (New) A Time Dependent Dielectric Breakdown (TDDB) test pattern circuit, comprising:

a plurality of unit test cells, each unit test cell includes a voltage force node (VFN) and a drain current measuring node (DCMN), such that all VFNs are commonly connected and all DCMNs are commonly connected.

24. The test pattern circuit of claim 23, wherein each unit test cell further includes:

a MOS capacitor with a first electrode connected to ground;

a MOS transistor with a source electrode connected to the first electrode of the MOS capacitor and a drain electrode connected to the DCMN; and

a fuse with a first end connected to the VFN and a second end connected to a second electrode of the MOS capacitor and the second end of the fuse also connected to a gate of the MOS transistor.

25. (New) The test pattern circuit of claim 24, wherein the fuse is a metal line having a smaller width than a wiring line of the unit test cell.

26. (New) The test pattern circuit of claim 24, wherein a type of the MOS capacitor is the same as a type of the MOS transistor.

27. (New) The test pattern circuit of claim 26, wherein both the type of the MOS capacitor and the type of the MOS transistor is NMOS.

1

measuring node (DCMN), and a fuse with a first end connected to a voltage force node (VFN) and a second end connected to a second electrode of the MOS capacitor and the second end of the fuse also connected to a gate of the MOS transistor, and wherein all VFNs are commonly connected and all DCMNs are commonly connected, the method comprising:

- a) applying a stress voltage V_{force} to the commonly connected VFNs;
- b) applying drain voltage to the commonly connected DCMNs; and
- c) measuring cumulative current flowing through the commonly connected DCMN over time.

36. (New) The method of claim 35, further including:

- d) noting points in time where the cumulative current flowing through the DCMN drops suddenly in a step-wise fashion.

REMARKS

Claims 11-36 are now pending in the instant application. These claims were drawn to a distinct species as identified in the parent application.

CONCLUSION

In the event there are any matters remaining in this application, the Examiner is invited to contact Mr. Joseph A. Kolasch, Registration No. 22,463 at (703) 205-8000 in the Washington, D.C. area.

If necessary, the Commissioner is hereby authorized in this, concurrent, and future replies, to charge payment or credit any overpayment to Deposit Account No. 02-2448 for any additional fees required under 37 C.F.R. §§1.16 or 1.17; particularly, extension of time fees.

Respectfully submitted,

BIRCH, STEWART, KOLASCH & BIRCH, LLP

By:

Joseph A. Kolasch
Reg. No. 22,463

JAK/c1b

P. O. Box 747
Falls Church, VA 22040-0747
(703) 205-8000